

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-050070
 (43)Date of publication of application : 20.02.1998

(51)Int.CI.

G11C 11/417
 G11C 11/409
 H01L 27/10
 H03K 19/0175

(21)Application number : 08-206716

(71)Applicant : NEC NIIGATA LTD

(22)Date of filing : 06.08.1996


(72)Inventor : IIZUKA HIDEO

(54) MEMORY CONTROLLER

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a memory controller provided with an output buffer having driving capacity suitable for load capacity of an output line.

SOLUTION: The memory controller 10 is provided with plural output buffers 11 respectively outputting memory control signals, a common driving capacity detection circuit 15 outputting driving capacity control signals based on the signal waveform on the output lines 13 connected to the output ends of respective output buffers and a common output buffer variable circuit 16 adjusting the driving capacity of the output buffers according to the driving capacity control signals. By adjusting the driving capacity of the output buffers 11 matched with the load capacity of respective output lines 13, the control signal having an optimum signal waveform is obtained. The malfunction of a memory 12 is reduced, and further, the design of the output buffer 11 is simplified.



LEGAL STATUS

[Date of request for examination] 06.08.1996

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3022777


[Date of registration] 14.01.2000

[Number of appeal against examiner's decision of rejection]


[Date of requesting appeal against examiner's decision of rejection]

(5)

[図3]



[図4]



特許10-50070

BEST AVAILABLE COPY